Interface representing a FrontPanel trigger entry.
Trigger vector address
Trigger vector mask (1 for each trigger bit to be asserted)
Interface representing a FrontPanel trigger entry.